Appl. No. 09/843,630 Response to Final Office Action dated November 1, 2005 Amendment dated April 3, 2006

## IN THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

- 1-3. (Cancelled) Claims 1-3 were previously cancelled.
- 4. (Currently Amended) An intermediate semiconductor device fabrication structure comprising: an electronic chip component a plurality of electronic chip components, each having all electrodes formed on one surface thereof, side walls thereof being covered with a protective material, and wherein there is substantially no protective material located on one surface of the chip where all the electrodes are formed and further wherein the protective material on the side walls and a surface of the chip opposite the surface where the electrodes are located have been grinded or polished to a common level, the grinded surface side of the chips opposite the electrodes being secured to a dicing sheet and the one surface of the chip where all the electrodes are formed is secured to an adhesive sheet and a plurality of additional same or different electronic chip components also have there respective sides where all the electrodes are formed secured to the adhesive sheet with the protective material located there between, wherein the plurality of chip components are not from a same semiconductor wafer and further comprising a semiconductor chip diced at a position of said protective material for mounting on a packaging substrate, wherein all of said side wall is covered with said protective material and further

wherein a solder bump is formed on each of said electrodes, there being no electrical conductors on a side of the chip opposite the side where all the electrodes are formed.

Äpr. 3. 2006 9:28PM Trexler Bushnell et al No. 1636

Appl. No. 09/843,630 Response to Final Office Action dated November 1, 2005

Amendment dated April 3, 2006

5-7. (Cancelled) Claims 5-7 were previously cancelled.

8. (Currently Amended) A pseudo wafer comprising a plurality of same or

P. 8

different electronic chip components each having all electrodes formed on one surface thereof

which are bonded to each other with a protective material coated on side walls therebetween,

and wherein there is no protective material located on the one surface of the chip where all the

electrodes are formed, wherein the protective material on the side wall and a surface of the chip

opposite the surface where the electrodes are located have been grinded or polished to a

common level, the grinded surface side of the chips opposite the electrodes being secured to a

dicing sheet, and further wherein the plurality of chip components are not originally from a

same semiconductor wafer and wherein said pseudo wafer is diced into a single semiconductor

chip at a position of said protective material for mounting on a packaging substrate, there being

no electrical conductors on a side of the chip opposite the side where all the electrodes are

formed.

9. (Previously Presented) The pseudo wafer according to claim 8, wherein a

solder bump is formed on each of said electrodes.

10-20. (Canceled) Claims 10-20 were previously cancelled.

3